Skip to Main Content (Press Enter)

Logo UNIMORE
  • ×
  • Home
  • Corsi
  • Insegnamenti
  • Professioni
  • Persone
  • Pubblicazioni
  • Strutture
  • Terza Missione
  • Attività
  • Competenze

UNI-FIND
Logo UNIMORE

|

UNI-FIND

unimore.it
  • ×
  • Home
  • Corsi
  • Insegnamenti
  • Professioni
  • Persone
  • Pubblicazioni
  • Strutture
  • Terza Missione
  • Attività
  • Competenze
  1. Pubblicazioni

Systematic characterization of Cl2 reactive ion etching for gate recessing in AlGaN/GaN HEMTs

Articolo
Data di Pubblicazione:
2002
Citazione:
Systematic characterization of Cl2 reactive ion etching for gate recessing in AlGaN/GaN HEMTs / Buttari, D.; Chini, Alessandro; Meneghesso, G.; Zanoni, E.; Chavarkar, P.; Coffie, R.; Zhang, N. Q.; Heikman, S.; Shen, L.; Xing, H.; Zheng, C.; Mishra, U. K.. - In: IEEE ELECTRON DEVICE LETTERS. - ISSN 0741-3106. - STAMPA. - 23:3(2002), pp. 118-120. [10.1109/55.988810]
Abstract:
High electron mobility transistors (HEMTs) with different gate recess depth were fabricated on an Al0.33Ga0.67N/GaN heterostructure, utilizing low power Cl-2 reactive ion etching. An increase in extrinsic transconductance and a positive threshold shift were observed with an increase of etching time. The etch depth was measured by atomic force microscopy (AFM) and determined to be nonlinear with etching time. The two terminal gate-drain leakage increased from about 0.005 mA/mm to 0.05 mA/mm. The destructive three-terminal breakdown voltage was about 120 V for all devices, etched and un-etched. Power measurements were performed in class A/B at a frequency of 8 GHz. The output power varied between 2.5 and 4.5 W/mm with the increase of bias voltage from 25 to 50 V. Independently of etch depth, there was no evidence of device failure even for the highest bias. The low increase in leakage, and no change in breakdown voltage support that low power RIE etching is a viable solution for low damage gate recess etch.
Tipologia CRIS:
Articolo su rivista
Keywords:
etching; GaN; gate recess; heterojunctions; MODFETs
Elenco autori:
Buttari, D.; Chini, Alessandro; Meneghesso, G.; Zanoni, E.; Chavarkar, P.; Coffie, R.; Zhang, N. Q.; Heikman, S.; Shen, L.; Xing, H.; Zheng, C.; Mishra, U. K.
Autori di Ateneo:
CHINI Alessandro
Link alla scheda completa:
https://iris.unimore.it/handle/11380/449828
Pubblicato in:
IEEE ELECTRON DEVICE LETTERS
Journal
  • Dati Generali

Dati Generali

URL

http://ieeexplore.ieee.org/document/988810/
  • Utilizzo dei cookie

Realizzato con VIVO | Designed by Cineca | 26.5.0.0