Skip to Main Content (Press Enter)

Logo UNIMORE
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills

UNI-FIND
Logo UNIMORE

|

UNI-FIND

unimore.it
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills
  1. Research Outputs

단일 또는 다중 게이트 필드 플레이트의 제조

Patent
Publication Date:
2004
Short description:
단일 또는 다중 게이트 필드 플레이트의 제조 / Chini, Alessandro; Mishra, Umesh K.; Parikh, Primit; Wu, Yifeng.
abstract:
The present invention relates to a method of making single or multiple gate field plates using successive steps of deposition or growth of insulating material, etching of insulating material and metal evaporation on the surface of a field effect transistor. This manufacturing method allows for tight control in field plate operation since the deposition / growth of insulating material is typically a well controllable method. In addition, the insulating material deposited on the device surface does not need to be removed from the device intrinsic region, which typically enables the implementation of field-plated devices without the need for dry / wet etching of low damage insulating materials. The use of multiple gate field plates reduces gate resistance through multiple connections, thus improving the performance of large peripheral and / or ultrafine gate devices.
Iris type:
Brevetto
Keywords:
HEMT, Power FET, WBG Semiconductors
List of contributors:
Chini, Alessandro; Mishra, Umesh K.; Parikh, Primit; Wu, Yifeng
Authors of the University:
CHINI Alessandro
Handle:
https://iris.unimore.it/handle/11380/1167430
Full Text:
https://iris.unimore.it//retrieve/handle/11380/1167430/205360/KR101128376B1.pdf
  • Use of cookies

Powered by VIVO | Designed by Cineca | 26.9.0.0