Skip to Main Content (Press Enter)

Logo UNIMORE
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills

UNI-FIND
Logo UNIMORE

|

UNI-FIND

unimore.it
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills
  1. Research Outputs

A Transprecision Floating-Point Architecture for Energy-Efficient Embedded Computing

Conference Paper
Publication Date:
2018
Short description:
A Transprecision Floating-Point Architecture for Energy-Efficient Embedded Computing / Mach, Stefan; Rossi, Davide; Tagliavini, Giuseppe; Marongiu, Andrea; Benini, Luca. - ELETTRONICO. - 2018-:(2018), pp. 1-5. ( 2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018 Firenze (Italy) 27–30 May 2018) [10.1109/ISCAS.2018.8351816].
abstract:
Ultra-low power computing is a key enabler of deeply embedded platforms used in domains such as distributed sensing, internet of things, wearable computing. The rising computational demands and high dynamic of target algorithms often call for hardware support of floating-point (FP) arithmetic and high system energy efficiency. In light of transprecision computing, where accuracy of data is consciously changed during the execution of applications, custom FP types are being used to optimize a wide range of problems. We support two such custom types - one 16 bit and one 8 bit wide - together with IEEE binary16 as a set of 'smallFloat' formats. We present an FP arithmetic unit capable of performing basic operations on smallFloat formats as well as conversions. To boost performance and energy efficiency, the smallFloat unit is extended with SIMD-style vectorization support to operate on a conventional word width of 32 bit. Finally, it is added into the execution stage of a low-power 32-bit RISC-V processor core and integrated as part of an SoC in a 65nm process. We show that the energy efficiency for processing smallFloat data in this amended system is 18% higher than the binary32 baseline, thus enabling hardware-supported power savings for applications making use of transprecision.
Iris type:
Relazione in Atti di Convegno
Keywords:
RISC-V; floating point arithmetic; ultra-low-power computing; energy efficiency; transprecision computing; vectorization support
List of contributors:
Mach, Stefan; Rossi, Davide; Tagliavini, Giuseppe; Marongiu, Andrea; Benini, Luca
Authors of the University:
MARONGIU ANDREA
Handle:
https://iris.unimore.it/handle/11380/1171899
Full Text:
https://iris.unimore.it//retrieve/handle/11380/1171899/212261/ISCAS18_postprint.pdf
Book title:
2018 IEEE International Symposium on Circuits and Systems (ISCAS)
Published in:
IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS PROCEEDINGS
Journal
PROCEEDINGS - IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS
Series
  • Overview

Overview

URL

https://ieeexplore.ieee.org/document/8351816
  • Use of cookies

Powered by VIVO | Designed by Cineca | 26.4.5.0