Skip to Main Content (Press Enter)

Logo UNIMORE
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills

UNI-FIND
Logo UNIMORE

|

UNI-FIND

unimore.it
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills
  1. Research Outputs

HEMT transistor of the normally off type including a trench containing a gate region and forming at least one step, and corresponding manufacturing method

Patent
Publication Date:
2016
Short description:
HEMT transistor of the normally off type including a trench containing a gate region and forming at least one step, and corresponding manufacturing method / Iucolano, Ferdinando; Patti, Alfonso; Chini, Alessandro. - (2016 May 19).
abstract:
A HEMT transistor of the normally off type, including: a semiconductor heterostructure, which comprises at least one first layer and one second layer, the second layer being set on top of the first layer; a trench, which extends through the second layer and a portion of the first layer; a gate region of conductive material, which extends in the trench; and a dielectric region, which extends in the trench, coats the gate region, and contacts the semiconductor heterostructure. A part of the trench is delimited laterally by a lateral structure that forms at least one first step. The semiconductor heterostructure forms a first edge and a second edge of the first step, the first edge being formed by the first layer.
Iris type:
Brevetto
Keywords:
HEMT, Power FET, WBG Semiconductors
List of contributors:
Iucolano, Ferdinando; Patti, Alfonso; Chini, Alessandro
Authors of the University:
CHINI Alessandro
Handle:
https://iris.unimore.it/handle/11380/1190101
Full Text:
https://iris.unimore.it//retrieve/handle/11380/1190101/242313/US10522646.pdf
  • Use of cookies

Powered by VIVO | Designed by Cineca | 26.5.1.0