Skip to Main Content (Press Enter)

Logo UNIMORE
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills

UNI-FIND
Logo UNIMORE

|

UNI-FIND

unimore.it
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills
  1. Research Outputs

ECHOES: a 200 GOPS/W Frequency Domain SoC with FFT Processor and I2S DSP for Flexible Data Acquisition from Microphone Arrays

Conference Paper
Publication Date:
2023
Short description:
ECHOES: a 200 GOPS/W Frequency Domain SoC with FFT Processor and I2S DSP for Flexible Data Acquisition from Microphone Arrays / Sinigaglia, M.; Bertaccini, L.; Valente, L.; Garofalo, A.; Benatti, S.; Benini, L.; Conti, F.; Rossi, D.. - 2023-:(2023), pp. 1-5. ( 56th IEEE International Symposium on Circuits and Systems, ISCAS 2023 usa 2023) [10.1109/ISCAS46773.2023.10181862].
abstract:
Emerging applications in the IoT domain require ultra-low-power and high-performance end-nodes to deal with complex near-sensor-data analytics. Domains such as audio, radar, and Structural Health Monitoring require many computations to be performed in the frequency domain rather than in the time domain. We present Echoes, a System-On-a-Chip (SoC) composed of a RISC-V core enhanced with fixed- and floating-point digital signal processing (DSP) extensions and a Fast-Fourier Transform (FFT) hardware accelerator targeting emerging frequency-domain application. The proposed SoC features an autonomous I/O engine supporting a wide set of peripherals, including Ultra-Low-Power radars, MEMS, and digital microphones over I2S protocol with full-duplex Time Division Multiplexing DSP mode, making Echoes the first open-source SoC which offers this functionality enabling simultaneous communication with up to 16 I/Os devices. Echoes, fabricated with 65nm CMOS technology, reaches a peak performance of 0.16 GFLOPS and a peak energy efficiency of 9.68 GFLOPS/W on a wide range of floating and fixed-point general-purpose DSP kernels. The FFT accelerator achieves performance up to 10.16 GOPS with an efficiency of 199.8 GOPS/W, improving performance and efficiency by up to 41.1× and 11.2×, respectively, over its software implementation of this critical task for frequency domain processing.
Iris type:
Relazione in Atti di Convegno
Keywords:
FFT processor; Frequency Domain SoC; I2S; microphone array; TDM
List of contributors:
Sinigaglia, M.; Bertaccini, L.; Valente, L.; Garofalo, A.; Benatti, S.; Benini, L.; Conti, F.; Rossi, D.
Authors of the University:
BENATTI SIMONE
Handle:
https://iris.unimore.it/handle/11380/1315494
Full Text:
https://iris.unimore.it//retrieve/handle/11380/1315494/588471/2305.07325.pdf
Book title:
56th IEEE International Symposium on Circuits and Systems, ISCAS 2023
Published in:
PROCEEDINGS - IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS
Series
  • Use of cookies

Powered by VIVO | Designed by Cineca | 26.4.5.0