Skip to Main Content (Press Enter)

Logo UNIMORE
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills

UNI-FIND
Logo UNIMORE

|

UNI-FIND

unimore.it
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills
  1. Research Outputs

Design of a half-rate receiver for a 10Gbps automotive serial interface with 1-tap-unrolled 4-taps DFE and custom CDR algorithm

Conference Paper
Publication Date:
2018
Short description:
Design of a half-rate receiver for a 10Gbps automotive serial interface with 1-tap-unrolled 4-taps DFE and custom CDR algorithm / Bandiziol, Andrea; Grollitsch, Werner; Brandonisio, Francesco; Bassi, Matteo; Nonis, Roberto; Palestri, Pierpaolo. - 2018-:(2018), pp. 1-5. ( 2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018 Firenze 27-30 maggio 2018) [10.1109/ISCAS.2018.8351310].
Iris type:
Relazione in Atti di Convegno
List of contributors:
Bandiziol, Andrea; Grollitsch, Werner; Brandonisio, Francesco; Bassi, Matteo; Nonis, Roberto; Palestri, Pierpaolo
Authors of the University:
PALESTRI Pierpaolo
Handle:
https://iris.unimore.it/handle/11380/1328050
Book title:
2018 IEEE International Symposium on Circuits and Systems (ISCAS)
Published in:
IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS PROCEEDINGS
Journal
  • Use of cookies

Powered by VIVO | Designed by Cineca | 26.4.5.0