Skip to Main Content (Press Enter)

Logo UNIMORE
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills

UNI-FIND
Logo UNIMORE

|

UNI-FIND

unimore.it
  • ×
  • Home
  • Degree programmes
  • Modules
  • Jobs
  • People
  • Research Outputs
  • Academic units
  • Third Mission
  • Projects
  • Skills
  1. Research Outputs

Explanation of the Charge Trapping Properties of Silicon Nitride Storage Layers for NVMs - Part II: Atomistic and Electrical Modeling

Academic Article
Publication Date:
2011
Short description:
Explanation of the Charge Trapping Properties of Silicon Nitride Storage Layers for NVMs - Part II: Atomistic and Electrical Modeling / Vianello, Elisa; Driussi, Francesco; Blaise, P.; Palestri, Pierpaolo; Esseni, David; Perniola, L.; Molas, G.; De Salvo, B.; Selmi, Luca. - In: IEEE TRANSACTIONS ON ELECTRON DEVICES. - ISSN 0018-9383. - 58:8(2011), pp. 2490-2499. [10.1109/TED.2011.2156407]
abstract:
Based on the material analysis of the SiN layers presented in part I of this paper, we develop accurate atomistic and electrical models for the silicon nitride (SiN)-based nonvolatile memory devices, taking into account the candidate SiN defects responsible for the memory effect. Our analysis points out the role of the hydrogen atoms and Si dangling bonds in the trapping properties of SiN films with different stoichiometries. The atomistic models provide a comprehensive picture describing the energy level and the occupation number of the different defects in the SiN. The electrical model coupled with the atomistic results, for the first time, demonstrates the ability to describe the program/erase curves of charge-trap memory cells with SiN storage layers with diversified composition. Good agreement between simulations and experimental results coming from the material analysis and the electrical characterization of thin (type-B device) and thick (type-A device) tunnel oxide memory cells is shown.
Iris type:
Articolo su rivista
Keywords:
Ab initio; charge trap; metal gate/Al2O3/ nitride/oxide/silicon (MANOS); nonvolatile memory (NVM); silicon nitride (SiN) composition
List of contributors:
Vianello, Elisa; Driussi, Francesco; Blaise, P.; Palestri, Pierpaolo; Esseni, David; Perniola, L.; Molas, G.; De Salvo, B.; Selmi, Luca
Authors of the University:
PALESTRI Pierpaolo
SELMI LUCA
Handle:
https://iris.unimore.it/handle/11380/1163307
Published in:
IEEE TRANSACTIONS ON ELECTRON DEVICES
Journal
  • Use of cookies

Powered by VIVO | Designed by Cineca | 26.4.5.0