Compact Modeling of Thermal Resistance in Bipolar Transistors on Bulk and SOI substrates
Academic Article
Publication Date:
2002
Short description:
Compact Modeling of Thermal Resistance in Bipolar Transistors on Bulk and SOI substrates / Pacelli, A.; Palestri, Pierpaolo; Mastrapasqua, M.. - In: IEEE TRANSACTIONS ON ELECTRON DEVICES. - ISSN 0018-9383. - 49:6(2002), pp. 1027-1033. [10.1109/TED.2002.1003724]
abstract:
Analytical expressions for the thermal resistance of bipolar transistors on bulk and SOI substrates are presented. The models are derived on the basis of intuitive physical pictures and validated by comparison with experimental data and three-dimensional (3D) device simulation. The effect of bulk and SOI substrates, shallow- and deep-trench isolation, and multiple emitter fingers is accounted for. All models are suitable for both hand calculations and computer-aided design.
Iris type:
Articolo su rivista
Keywords:
Bipolar transistors; compact models; self-heating; silicon-on-insulator (SOI); thermal resistance; trench isolation
List of contributors:
Pacelli, A.; Palestri, Pierpaolo; Mastrapasqua, M.
Published in: